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Abstract
The problem of diagnosis – or locating the source of an
error or fault – occurs in several areas of computer aided de-
sign, such as dynamic veriﬁcation, property checking, equiva-
lence checking and production test. Manually locating errors
can be a time consuming and resource-intensive process. Sev-
eral automated approaches for diagnosis have been presented,
among them are simulation-based and SAT-based techniques.
These two approaches are found to be robust even for large
circuits as well as being applicable to a broad range of diag-
nosis problems. An in-depth comparison of both approaches
necessary to augment our knowledge of diagnosis procedures
has not been addressed by previous work.
This paper provides a thorough analysis of the similari-
ties and diﬀerences between simulation-based and SAT-based
procedures for diagnosis. The relation between the basic ap-
proaches is theoretically analyzed. Issues regarding perfor-
mance and diagnosis quality (resolution) are discussed. Ex-
perimental data strengthens the theoretical results. This de-
tailed understanding of the relations between the techniques
is necessary to provide further improvements to the ﬁeld of
diagnosis. The initial steps towards building a hybrid tech-
nique are also presented.
1 Introduction
Coping with the size and complexity of todays cir-
cuits and systems is only possible with Computer Aided
Design (CAD) techniques. Many sophisticated algo-
rithms and techniques exist that ensure the correctness
of a design. These methods include eﬃcient simulation
and formal veriﬁcation – in form of property checking
and equivalence checking – as well as post-production
test of a design. Although eﬀective, these techniques
only detect the existence of errors or faults. Further
eﬀort is required to locate the source of the errors. Un-
fortunately, manually ﬁnding or diagnosing the error lo-
cations in a design is a time consuming and therefore
costly task. Automatic approaches for diagnosis have
been proposed to speed up this process.
The structural approaches [12] and the BDD-based
approaches [6, 8] have certain draw-backs. Structural
approaches rely on similarities between the erroneous
circuit – the implementation – and the speciﬁcation.
But such similarities may not be present, e.g. due to
optimizations during synthesis. For large designs BDD-
based approaches suﬀer from space complexity issues.
Here, diagnosis methods that use a set of test-vectors
are considered. We focus on approaches for simulation-
based diagnosis [10, 9, 18, 13] and diagnosis based on
Boolean Satisﬁability (SAT) [4, 3]. Both approaches
have been applied to combinational and sequential di-
agnosis problems. Due to the underlying engines, both
techniques are robust with respect to the size of the de-
sign. Simulation-based approaches can use eﬃcient par-
allel simulation techniques with linear runtimes, while
SAT-based approaches beneﬁt from recent advances in
SAT-solving [14, 15]. An in-depth analysis of these diag-
nosis methods can show directions for further improve-
ments.
In this work simulation-based and SAT-based diagno-
sis are compared from a theoretical and empirical point
of view for the ﬁrst time. Both approaches use a set
of test-vectors for diagnosis that may be provided af-
ter test-bench simulations, formal veriﬁcation, or after
failing a post-production test. The basic procedures of
the two approaches are outlined in this work. The rela-
tionship between these procedures is explained by intro-
ducing a third approach of simulation-based diagnosis
for multiple errors. Similarities and diﬀerences are ana-
lyzed using this third approach. The theoretical results
are backed by experimental data based on the ISCAS89
benchmark suite. Overall, this work provides future re-
search initiatives for improving each individual diagno-
sis technique as well as creating hybrid approaches that
exploit the advantages of both.
2 Diagnosis Approaches
In this section the diagnosis problem is introduced
and the basic diagnosis procedures for simulation-based
and SAT-based diagnosis are presented. References for
the advanced approaches which make use of the basic
procedures are given in the corresponding sections. It is
assumed that the reader is familiar with the represen-
tation of a circuit in Conjunctive Normal Form (CNF)
[11], and with the concepts of modern SAT-solvers such
as conﬂict-based learning [14] and eﬃcient Boolean Con-
straint Propagation (BCP) [15]. Error location and
fault diagnosing are similar problems as explained in
[1]. Therefore, unless otherwise stated, terminology for
error location will be used in the following.
2.1 Diagnosis Problem
Deﬁnition 1. Let the circuit I be a faulty implemen-
tation of a speciﬁcation. A test T is a triple (t,o,v),
where
• t is a test-vector in terms of primary input values
of I.
• t causes an erroneous value at primary output o.
• v is the correct value for primary output o.
A test-set T is a set of tests.
Deﬁnition 2. Let the circuit I be an implementation
of a speciﬁcation and let T be a test-set of m tests.PathTrace(I, i, t, o)
(1) Simulate t to establish values of internal signals.
(2) Mark the gate with the erroneous primary output.
(3) For each marked gate g, that was not visited
Ci := Ci ∪ g
If there are inputs with controlling value
1
mark one of these inputs,
else // no input has a controlling value
mark all inputs.
(4) If there remain marked gates, that have not been vis-
ited goto (3).
BasicSimDiagnose(I, T )
(5) For i = 1 to m do PathTrace(I, i, ti, oi)
1 E.g. the input-value 0 is a controlling value for an
AND-gate. The input value 1 is non-controlling.
Figure 1. Basic simulation-based diagnosis
The diagnosis problem is to determine a set of can-
didate gates C = {g1,...,gc} where a correction can be
applied to rectify the tests in T .
The size of a correction C is denoted by |C|. The size
of a circuit I is denoted by |I|.
Deﬁnition 3. A set of candidate gates C is called a
valid correction for a test-set T , if changing the func-
tionality of the gates in C is suﬃcient to rectify all tests
in T .
Deﬁnition 4. A valid correction C contains only essen-
tial candidates, iﬀ for any g ∈ C: C \ {g} is not a valid
correction.
The faulty circuit I contains p actual error sites e1,
..., ep. An error is considered to be the replacement
of the function of a gate by another arbitrary Boolean
function. Therefore, the number of valid corrections is
in the order of O(|I|p) [18]. In the following the term ef-
fect analysis means “determining whether changing the
functionality of one or more internal circuit lines cor-
rects the value of the erroneous output”.
2.2 Simulation-Based Diagnosis
The basic procedure for simulation-based diagnosis
approaches considered in this paper is Path Tracing
(PT) that is derived from critical PT [2]. The over-
all ﬂow for a na¨ ıve simulation-based diagnosis is shown
in Figure 1. The procedure BasicSimDiagnose uses
PT to calculate a set of candidates Ci for each triple
(ti,oi,vi) in the test-set. PT marks “candidate gates”
on the sensitive paths leading to the erroneous output
oi. The basic algorithm does not check whether the in-
version of a candidate’s logic value for a particular test
vector can really cause a logic value change at the er-
roneous output(s), i.e. no eﬀect analysis is performed.
In the following we refer to this basic simulation-based
approach as BSIM.
The interpretation of the diagnosis result depends on
the number of errors that are assumed to be contained in
I. If there is only a single error in the circuit the actual
error site is contained in the intersection of all candidate
sets, i.e. in
Tm
i=1 Ci. If there are multiple errors a conser-
vative approach has to be used: each marked gate has
to be considered as a candidate. The number of tests
that sensitized a particular gate M(gi) = |{i : g ∈ Ci}|
can be used to order the candidates. But there is no
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Figure 2. SAT-based diagnosis
guarantee, that any real error site has been marked by
the largest number of PT marks. Because the candidate
set of each test contains at least one actual error site, at
least one actual error site is marked by more than m/p
tests [10], i.e. ∃e ∈ {e1,...,ep} : M(ei) > m/p. Thus,
for the correction of k errors, subsets up to size k of all
marked gates have to be considered. The set of marked
gates is given by ∪m
1 Ci.
This is done by the advanced simulation-based ap-
proaches relying on PT [9, 18, 13]. Multiple errors are
handled by considering the corrections of size k and ap-
plying pruning techniques. E.g. in [13] the number of
remaining errors is reduced by one each time in a greedy-
like manner. After choosing a single correction, the
candidate sets Ci are recalculated by calling BasicSim-
Diagnose. This eﬀect analysis is necessary, because
correcting one error may change the sensitized paths
in the circuit. Then, the next single correction is cho-
sen. But earlier decisions may have been wrong. Thus,
the ability to perform a backtrack similar to the solvers
for NP-complete problems is required. As a result the
time complexity for the advanced simulation-based tech-
niques drastically increases compared to BSIM.
A simulation-based approach that does not use PT
has been introduced in [5]. Instead of backtracing sen-
sitive paths an approach based on forward implications
by injecting X-values was chosen for diagnosis. There-
fore the core idea is similar to the approaches based on
PT: The eﬀect of changing a value at a certain position
is considered.
2.3 SAT-Based Diagnosis
For SAT-based diagnosis a SAT-instance is generated
that can only be satisﬁed, if changing a limited number
of gates in the erroneous circuit produces the correct
output values for all tests. This approach was ﬁrst pre-
sented in [17]. The SAT-instance F is built as shown
in Figure 2. Multiplexers are inserted at each gate g
to allow for corrections (see Figure 2(a)). The output
value of g is propagated when the select input sg has
the value 0. A correction is applied when the select in-
put sg is set to 1: the value of g is overwritten by a
new unrestricted value ci
g. Such corrections are neces-
sary to retrieve a solution for the SAT-instance F shown
in Figure 2(b). According to the pseudocode in Figure
3 a copy of I is created for each test (ti,oi,vi) ∈ T .
Each copy is constrained to assume the primary input
values of test-vector ti and the correct output value vi
for the erroneous output oi. The select-line sg for multi-
plexers corresponding to gate g is the same in all copiesBasicSATDiagnose(I, T , k)
(1) For each triple (t,o,v) ∈ T do
Create an instance I of I in the SAT-instance.
Constrain o to assume the correct value v.
Constrain inputs to the values of t.
Insert multiplexers at gates that are considered for
correction.
(2) For i = 1...k
Constrain the number of select-inputs with value 1 to
be at most i.
Enumerate all solutions and add a blocking clause for
each solution.
Figure 3. Basic SAT-based diagnosis
of I. Therefore the gate may be changed for all tests
or for none. The injected value ci
g may be diﬀerent for
diﬀerent tests. Thus, gate g can be replaced by any
arbitrary Boolean function. The number of gates that
may be changed is bounded by constraining the number
of select-lines that may assume the value 1 to be less
than or equal to k.
A SAT-solver is used to solve the SAT-instance F.
Free variables in F are those corresponding to the select-
lines sg and to the new primary inputs for the correct
values at gates ci
g. All other variable values are deter-
mined by the constraints for the circuit’s gates, the test-
vectors and the correct output values. Each solution of
F is a solution to the diagnosis problem. The select-
lines that are set to 1 in a satisfying assignment for F
determine the set of candidate gates A that have to be
changed. In the following we refer to A as a solution of
F. In Figure 3 the limit is iteratively incremented in the
for-loop of line (2). This guarantees, that all solutions
generated by the approach only contain essential candi-
dates, because solutions with a smaller number of can-
didates are blocked before increasing the limit. For this
purpose an incremental SAT-solver can be used [19]. In
the following we refer to this basic SAT-based approach
as BSAT.
The advanced SAT-based diagnosis approach [17] ap-
plies several heuristics that improve the performance of
BSAT. To reduce the search space additional clauses
are added that force the free variables ci
g to 0 when sg
is set to 0. This prevents up to |I| decisions of the
SAT-solver. Also instead of inserting a multiplexer at
each gate only dominators are selected in a ﬁrst run to
reduce the search space. In a second run a ﬁner level
of granularity for diagnosis can be retrieved by intro-
ducing more multiplexers in the dominated regions that
may contain an error. Additionally, for a large number
of tests the test-set is split into partitions to reduce the
size of the SAT-instance. Finally, an all-solutions SAT-
solver is used. Such a solver automatically minimizes
the number of assignments in a solution. Thus, incre-
mentally solving instances with larger limits as in the
basic procedure is not necessary. These techniques do
not change the solution space, but dramatically decrease
the runtime. In fact, speed-up factors of more than 100
times have been observed [16]. The approach has also
been applied to diagnose sequential errors eﬃciently [4].
3 Relation Between the Approaches
In this section the two basic diagnosis approaches
BSIM and BSAT are compared from a theoretical point
of view. A third approach is introduced that formally
describes the application of BSIM for the diagnosis of
SCDiagnose(I, T , k)
(1) Call BasicSimDiagnose(I, T , k) to calculate
Ci,1 ≤ i ≤ m.
(2) Calculate all solutions of the set covering problem S:
Find C
∗ such that
(a) for each i: at least one element of Ci is contained
in C
∗,
(b) for any g ∈ C
∗: C
∗ \ g does not fulﬁll condition
(a),
(c) |C
∗| ≤ k.
Figure 4. Diagnosis based on set covering
multiple errors. Using this approach the diﬀerences be-
tween the two basic techniques are explained. The dis-
cussion in Section 4 includes the advanced approaches.
The third approach is given in Figure 4. First, Ba-
sicSimDiagnose is called to calculate the candidate set
Ci for each triple (ti,oi,vi) ∈ T . These sets form an in-
stance S of the set covering problem. A solution C∗ of
S contains at least one element of each set Ci. Thus, for
each test in T at least one gate on a sensitized path is
contained in C∗. We refer to the approach implemented
by SCDiagnose as COV.
Example 1. Assume that SCDiagnose is called for
k = 2 and a test-set with three tests. Further assume
that BasicSimDiagnose returns the following candi-
date sets:
C1 = {A,B,F,G}
C2 = {C,D,E,F,G}
C3 = {B,C,E,H}
Then, {B,D} would be one possible solution returned by
SCDiagnose. Another solution would be {A,D,H}.
This simple approach does not use heuristics to bias
preference to one solution over another.
The minimum set covering problem, i.e. to decide if
no solution with fewer elements exists, is NP-complete
[7]. The relation between the set covering problem and
diagnosis of multiple errors has been studied earlier,
e.g. in [18].
The BSAT approach solves a very similar problem.
By choosing the values of the select lines locations for
corrections are determined. One diﬀerence is the simu-
lation engine which is replaced by the BCP of the SAT-
solver. Additionally, BSAT carries out an eﬀect analysis
while solving the SAT-instance: when switching a select
line of a multiplexer the BCP propagates value changes
dynamically. In contrast, COV does not carry out eﬀect
analysis at all. Based on these observations the follow-
ing lemmas can be derived.
Lemma 1. Let I be a circuit, T be a test-set and k ∈
N. Each solution A of the SAT-instance F is a valid
correction for T .
Proof. The construction of the SAT-instance directly
implies this lemma.
Lemma 2. Let I be a circuit, T be a test-set and k ∈ N.
There exist solutions for the set covering problem S in
SCDiagnose(I, T , k) that are not a valid correction
for T .
Proof. Consider the circuit in Figure 5(a). A test-vector
is assigned to the inputs that produces the output value
0 instead of 1. PT either marks the gates {A,B,D} or
{A,C,D} because both inputs of D have a controllingTable 1. Comparison of the approaches
BSIM COV adv. sim.-based BSAT adv. SAT-based
number of candidate
error sites
O(|I|) k, user deﬁned (or incrementally determined)
valid correction not guaranteed, guides the designer guaranteed, correct values per test are supplied
eﬀect analysis none simulation-based inherent
structural informa-
tion
available none for correction available none exploited during
CNF generation
simulation engine eﬃcient, circuit-based BCP
time complexity O(|I| · m) O(|I|
k) O(|I|
k+1 · m) O(k · 2
|I|·m) O(2
|I|·m)
size complexity O(|I| + m) O(|I| · m) O(k · |I| · m) Θ(|I| · m)
1
1
0
1
0/1 0
0
0
B
C
D A
(a) COV may not provide a
correction
A
C
D
E
0
1
1
0
1
0
1
0/1
0
B
(b) Solution for k = 2 by
BSAT but not by COV
Figure 5. Example circuits
value. A possible solution to cover this single set of
candidates is {B} (or {C}, respectively). But the test
cannot be rectiﬁed by changing only the output value
of B (or C).
Lemmas 1 and 2 directly lead to Theorem 1.
Theorem 1. Let I be a circuit, T be a test-set
and k ∈ N. There exist solutions calculated by
SCDiagnose(I, T , k) that are not calculated by
BasicSATDiagnose(I, T , k).
Next, the capability to calculate all valid corrections
is analyzed.
Lemma 3. Let I be a circuit, T be a test-set and k ∈ N.
BasicSATDiagnose(I, T , k) returns all valid correc-
tions containing only essential candidates up to size k.
Proof. Again, the construction of the SAT-instance di-
rectly implies this lemma. Incrementally calculating
corrections of sizes 1 to k and “blocking” smaller solu-
tions guarantees that only essential candidates are con-
tained in each correction.
Lemma 4. Let I be a circuit, T be a test-set and k ∈ N.
There are valid corrections with a size of k or less can-
didate gates that are not calculated by SCDiagnose(I,
T , k).
Proof. Consider the circuit in Figure 5(b). Assume that
only the applied test-vector shows an erroneous output
value and that k = 2. By changing the output values of
A and B, the correct output value 1 can be produced.
But the single candidate set {A,C,D,E} generated by
PT does not contain B. Therefore {A,B} is not a solu-
tion of S.
Lemma 3 and 4 imply the following theorem.
Theorem 2. Let I be a circuit, T be a test-set
and k ∈ N. There exist solutions calculated by
BasicSATDiagnose(I, T , k) that are not calculated
by SCDiagnose(I, T , k).
This analysis states that neither BSIM nor COV
always provide valid corrections. Furthermore these
methods do not calculate the valid corrections, whereas
BSAT both calculates and provides only valid correc-
tions. This diﬀerence is critical when discussing the ad-
vanced approaches in the next section.
4 Discussion
While only the basic procedures were compared in the
previous section, the following discussion also includes
advanced simulation-based [9, 18, 13] and SAT-based
[17] approaches. Formal aspects like the complexity of
the approaches and their ability to calculate valid cor-
rections are considered. Further issues are discussed on
an informal basis. Table 1 summarizes the comparison
topics and the respective results.
The number of candidate error sites diﬀers between
the approaches. A large number of candidates is re-
turned by BSIM, only the number of tests that marked
a particular gate may diﬀer. In contrast the other ap-
proaches only return k candidates. The number k is
small and has either to be speciﬁed by the user or is
determined by automatically calculating a minimal so-
lution. During the search subsets of the gates in I up
to size k are considered.
When debugging the design it is important whether
an approach is guaranteed to return a valid correction.
This is not done by BSIM and COV. The solutions cal-
culated by these basic approaches can only be used to
guide the designer during error location. In contrast
the advanced simulation-based approaches, the BSAT
approach and the advanced SAT-based technique only
return valid corrections. Additionally, with respect to
each test a new value for each gate in the correction is
provided. This can be exploited to determine the “cor-
rect” function of the gate.
Eﬀect analysis guarantees that only valid corrections
are calculated. The advanced simulation-based ap-
proaches rely on re-simulation while a SAT-solver in-
herently carries out eﬀect analysis.
The simulation-based approaches may use structural
information for these purposes since they are directly
applied to the circuit. E.g. successor/predecessor re-
lations, knowledge of dominators etc. can directly be
exploited in the algorithms. For a SAT-based approach
such information has to be encoded while generating the
SAT-instance. This is not done by BSAT. But the ad-
vanced SAT-based approach in [17] uses, for example,
information about structural dominators to prune the
search space.
A crucial issue when considering a large number of
tests is the simulation engine. Naturally, the simulation-
based approaches can use fast engines that directly eval-
uate the circuit. Such an engine can also be used for
what-if-analysis when carrying out eﬀect analysis. The
SAT-approach inherently uses BCP for these purposes.
This may induce some overhead, when the SAT-instance
is large. But due to sophisticated implementation tech-
niques BCP is very eﬃcient in practice [15]. Moreover,
a large number of unit literals is contained in the SAT-
instances. These are not further considered after the
preprocessing step.Table 2. Runtime of the basic approaches
BSIM COV BSAT
I p m CNF One All CNF One All
s1423 4 4 0.00 0.01 0.01 1.36 0.02 0.21 34.21
s1423 4 8 0.01 0.01 0.01 19.98 0.02 0.21 12.93
s1423 4 16 0.02 0.01 0.02 4.12 0.04 0.29 13.14
s1423 4 32 0.03 0.03 0.03 0.68 0.06 0.60 22.72
s6669 3 4 0.01 0.01 0.03 0.09 0.05 3.24 56.49
s6669 3 8 0.02 0.02 0.04 0.12 0.05 5.06 47.87
s6669 3 16 0.03 0.04 0.05 0.7 0.08 10.48 12.06
s6669 3 32 0.10 0.10 0.12 0.65 0.13 10.80 14.30
s38417 2 4 0.18 0.18 0.18 0.20 0.40 37.4 1093.76
s38417 2 8 0.25 0.25 0.25 0.27 0.42 33.64 522.62
s38417 2 16 0.45 0.45 0.45 0.47 0.49 300.86 637.18
s38417 2 32 0.90 0.90 0.90 0.92 0.60 394.47 953.98
Only BSIM has a linear time complexity of O(|I|·m),
where simulation and PT are carried out for each test.
COV has to determine a solution to the set covering
problem. A backtrack search is applied to determine
subsets of size ≤ k of gates that cover all candidate
sets Ci,1 ≤ i ≤ m, which takes O(|I|k). The ad-
vanced simulation-based approaches also calculate these
subsets. Additionally, for each subset simulation and
PT is carried out per test. In total this takes time
O(|I|k ·|I|m). For BSAT the SAT-solver searches for a
satisfying solution on the k SAT-instances. Each SAT-
instance contains one select input for a multiplexer per
gate and per test a variable and an additional input per
gate, leading to |I| + m · 2|I| variables. Additionally,
l variables are used to restrict the number of select in-
puts with value 1. Thus, the search on one SAT-instance
is carried out in O(2|I| m 2+|I|+l). Asymptotically the
same result applies for the advanced SAT-based ap-
proach. But modern SAT-solvers drastically improve
upon this theoretical upper bound. For example after
choosing the values for the select inputs of the multiplex-
ers the value of all other variables in the SAT-instance
can be implied, which reduces the search space to the
size 2|I| already. Pruning due to learning techniques
further improves the search.
The space complexity of BSIM is also the smallest.
Each test can be handled independently of the others
leading to a complexity of O(|I| + m). COV stores
the circuit, the current test and the set of candidates
marked by PT for each test. In the worst case PT
marks all gates of the circuit. Therefore the complexity
in this case is O(|I|·m). The advanced simulation-based
approaches store the same information, but addition-
ally re-simulation has to be done during the backtrack
search. At each search level up to depth k this informa-
tion has to be stored, yielding O(k·|I|·m) space require-
ments. The CNF generated for BSAT always contains
a copy of the circuit for each test, i.e. Θ(|I| · m).
In summary, the basic simulation-based approaches
BSIM and COV are very fast, but do not yield good di-
agnosis results. The other approaches have higher run-
times, but provide valid corrections. The experiments
presented in the following section strengthen these the-
oretical observations.
5 Experimental Results
In the experiments the three basic approaches BSIM,
COV and BSAT were considered. A number of 1-4 gate
change errors were injected into circuits from the IS-
CAS89 benchmark set. The limit k was always set to
the number of errors injected previously. Then, diag-
nosis was done for 4, 8, 16, 32 tests to show the ﬁner
resolution obtained from additional tests. In all cases a
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Figure 6. Quality of BSAT vs. COV
part of the same test-set has been used for an erroneous
circuit.
All experiments were carried out on an AMD Athlon
3500+ (1GB, 2.2GHz, Linux). The resources were re-
stricted to 512MB and 30 minutes of CPU-time. The
SAT-solver Zchaﬀ [15] was used. Zchaﬀ supports in-
cremental SAT to reuse learned clauses. The covering
problem in COV was also solved using Zchaﬀ.
The three basic approaches are compared with re-
spect to runtime and quality. Table 2 shows the run-
times of the three approaches. Given are the name of
the circuit I, the number of errors p and the number
of tests used m. For COV and BSAT runtimes to cre-
ate the SAT-instance ”CNF”(for COV this includes the
time for BSIM), to calculate one solution ”One” and to
calculate all solutions ”All” are reported.
Remark 1. Note that only BSAT is guaranteed to re-
turn a valid correction since the other approaches do
not carry out any eﬀect analysis. Thus, BSAT solves a
harder problem.
Remark 2. The runtimes of the basic approaches can-
not be compared to that of the advanced approaches. For
the SAT-based approaches heuristics have been proposed
that yield a speed-up of more than 100 times (see Sec-
tion 2.3). The advanced simulation-based techniques are
applying a backtrack search and carry out eﬀect analy-
sis for each solution resulting in a drastic increase in
runtimes (see Section 2.2).
As expected BSIM is the fastest approach and takes
less than 1 second of CPU time even for a large circuit
as “s38417”. Also COV computes corrections quite fast
even when all corrections are retrieved. Due to the eﬀect
analysis BSAT needs much longer runtimes especially
when all solutions are calculated. But this ensures to
return only valid corrections.
Table 3 compares the quality of the approaches:
For BSIM
• The total number of gates that have been marked
by PT is given (| ∪ Ci|).
• For each of these gates the distance to the nearest
error was determined, i.e. the number of gates on
a shortest path to any error. The average value of
these distances is reported (avgA).
• The number of gates that have been marked by the
maximal number of tests is also given, i.e.
Gmax = |{g : ∀h ∈ I : M(g) ≥ M(h)}|.
• Again, the distance to the nearest error was deter-
mined for each of these gates. The minimal, max-
imal and average (avgG) values of these distances
are reported. If the minimal value is greater than
zero, no actual error site was marked by the maxi-
mal number of tests.Table 3. Quality of the basic approaches
BSIM COV SAT
I p m | ∪ Ci| avgA Gmax min max avgG #sol min max avg #sol min max avg
s1423 4 4 100 3.68 4 1 4 2.75 5931 0 5.33 2.90 4239 0 4.00 2.18
s1423 4 8 115 3.78 2 3 4 3.50 28281 0 5.50 3.42 1281 0 3.50 1.78
s1423 4 16 126 3.90 1 1 1 1.00 7960 0 4.50 2.85 809 0 3.25 1.66
s1423 4 32 139 3.85 3 1 4 2.67 1716 0.33 4 2.37 767 0 3.25 1.61
s6669 3 4 90 6.89 83 0 12 7.17 415 0 7 4.18 1935 0 5.67 3.66
s6669 3 8 106 6.87 86 0 12 6.95 565 0 7 3.94 1029 0 5.67 3.72
s6669 3 16 117 6.85 69 0 12 6.94 2275 0 7.33 4.55 12 0 1 0.64
s6669 3 32 117 6.85 64 0 12 7.39 1790 0 7.33 4.48 12 0 1 0.64
s38417 2 4 52 4.75 18 0 11 4.61 156 0 11 4.67 5959 0 22.00 9.64
s38417 2 8 67 5.69 18 0 11 4.61 113 0 11 4.61 31 0 5.50 3.45
s38417 2 16 67 5.69 15 0 11 4.73 150 0 11 4.53 29 0 5.50 3.33
s38417 2 32 95 7.56 14 0 11 4.93 133 0 11 4.40 33 0 4.50 2.88
For COV and BSAT
• The number of solutions is given.
• For each gate in a solution the distance to the near-
est error was determined. Per solution the average
a of these distances was calculated. The minimal,
maximal and average value of a over all solutions is
reported.
These distance measures give an intuition up to which
depth the designer has to analyze the circuit when start-
ing from a solution returned by one of the approaches.
A small value of this distance is desirable.
The table shows that BSIM alone does usually not
yield a good diagnosis result. The number of gates
that have the highest count from PT (Gmax) can be
quite large, see e.g.“s6669”. While often an actual error
site is among these gates, this cannot be guaranteed.
Based on these results the designer may have to ana-
lyze a large part of the circuit before ﬁnding an error.
COV considers subsets up to size k of all marked gates.
Thus, the solution space is large. Using more tests may
even increase the solution space, because more gates are
marked by PT. Similarly, for BSAT the solution space is
large. More tests may also increase this space, when ad-
ditional outputs are introduced into the diagnosis prob-
lem. If no additional outputs are introduced the num-
ber of solutions is reduced. Besides the fact, that all
solutions calculated by BSAT are valid corrections, also
their quality is better in all cases, except for “s38417”
when only 4 tests were considered. When more tests
were used BSAT returned the best results. Figure 6
shows results for all benchmarks of BSAT versus COV
for the value of “avg” (Figure 6(a)) and the number of
solutions (Figure 6(b)). The ﬁgures show that BSAT
usually returns a smaller number of solutions of a bet-
ter quality. This directly implies time savings during
design debugging.
In summary the approaches behave as expected from
the theoretical analysis. BSAT is slower than the
other approaches, but returns by far the best results.
Nonetheless even the simple approaches often calculate
solutions of good quality. This opens areas for future
research.
6 Summary and Future Work
The relations between simulation-based and SAT-
based diagnosis have been investigated in detail. The-
oretically and empirically it has been shown that the
basic simulation-based approaches BSIM and COV are
fast, but cannot guarantee to return a valid correction.
Moreover COV may not retrieve all valid corrections.
This costs time when the designer has to ﬁlter out cor-
rections that are not valid. BSAT needs more compu-
tation time, but returns good diagnosis results that are
guaranteed to be a valid correction for a given test-set.
The same is true for the advanced approaches that use
diﬀerent search paradigms.
Conclusions that show directions for future research
on the diagnosis approaches follow. While BSIM does
not guarantee that an actual error site has been marked
by the largest number of tests, this happened in almost
all experiments. In the same way the results returned by
COV were not too far from the real errors in most cases.
This suggests a hybrid approach. The fast engines of
BSIM and COV can be used to direct the SAT-search
by tuning the decision heuristics of the solver. A second
possibility is to choose an initial correction (that may
not be valid) and use SAT-based diagnosis to turn it
into a valid correction.
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